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The 21st century, mankind has entered the information society, and 
the rapid development of the information society brings the urgent requi- 
rement of high quality, high flexibility and a wide range of services to 
communications. Digital communication system has become the mainstream 
of transmission network. Researches of the major damage of digital tran- 
smission is increasingly becoming an important technology. During the 
design of network equipment and terminal equipment of digital transmiss- 
ion network we need to test their target performance on the condition of 
injuries in the digital transmission. Therefore it is necessary to simu- 
late a controlled damage loading system indoor named channel simulator, 
which saves a lot of manpower, time and financial resources spent in 
outdoor debugging for the above-mentioned test. 
On the other hand the military command and control system can not be 
separated from communications network, and tactical command and control 
systems are inseparable from the wireless communications network. Because 
of that tactical command and control system must evaluate the impact of 
wireless communication networks, it is necessary to develop a channel 
simulator. Under laboratory conditions, the simulator can as accurately 
as possible, reflect the real-time channel conditions of wireless commu- 
nication network for testing and evaluation of the tactical command and 
control systems.  
In this paper, through mathematical modeling we simulate the damage: 
error, sliding, jitter and delay in the course of the actual transmission 
in digital network. This Thesis’innovation bases on the following 
aspects: software platform modeling different scenes under the control， 














of software platform ； implemention of the cross-switch with which 
communicating ports can flexible match with anyother port；achieving 
sudden random error simulation based on uniform random distribution; 
achieving jitter injury simulation based on double DDS structure. 
In the stage of simulator design completing, based on voice, data and 
other services tests are carried out to validate the reliability and 
accuracy of channel simulator. Test results show that the channel simu- 
lator modeling and damage loading process are accurate and reliable. 
Channel simulator completed a good injury analog of digital network actual 
transmission process, in the actual network communications networks, such 
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（4）基于双 DDS 结构实现抖动损伤的模拟。DDS 结构即直接数字式频率合成器。































 误码图案：能够提供误码率在 5×10e-2～1×10e-7 之间的静态和动态随机误
码图案。 
 时延模拟：模拟通信网的传输时延，范围为 1～2000ms，步进为 10ms。 
 抖动模拟：抖动的频率分为高、低频两种：低频抖动频率为 10Hz，高频抖
动频率为 1kHz；抖动的峰-峰值分为 5%，10%，15%，20%及 25%，共 5 档。 
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